





[MT7628K]
1.8V for DDR1_KGD(Default)




Shanghai High-Flying Electronics Technology Co., Ltd				
	Title			
	MT7688K DDR I/F			
	Size	Document Number	Drawn	Rev
Custom	MT76288K DDR I/F.SCH			2.0
Date:	Wednesday, May 18, 2016	Sheet	3 of	8



Shanghai High-Flying Electronics Technology Co., Ltd



Title MT7688K Peripheral			
Size A4	Document Number MT76288K Peripheral-C.SCH	Drawn	Rev 2.0
Date: 2	Wednesday, June 01, 2016	Sheet 4	of 8




Shanghai High-Flying Electronics Technology Co., Ltd




Title			
MT7688K USB-PCIe			
Size A	Document Number MT76288K USB-PCIe.sch	Drawn	Rev 2.0
Date:	Wednesday, May 18, 2016	Sheet 5 of 8	

Close to MT7688



Close to MT7688



EPHY_LED0 << EPHY_LED0

U1E

AVDD33_TX_P0
AVDD33_COM
AVDD33_TX_P1234_1
AVDD33_TX_P1234_2

MDI_TN_P4
MDI_TP_P4
MDI_RN_P4
MDI_RP_P4

MDI_TN_P3
MDI_TP_P3
MDI_RN_P3
MDI_RP_P3

MDI_TN_P2
MDI_TP_P2
MDI_RN_P2
MDI_RP_P2

MDI_TN_P1
MDI_TP_P1
MDI_RN_P1
MDI_RP_P1

MDI_TN_P0
MDI_TP_P0
MDI_RN_P0
MDI_RP_P0

EPHY_VRT

EPHY_LED4_N_JTRST_N
EPHY_LED3_N_JTCLK
EPHY_LED2_N_JTMS
EPHY_LED1_N_JTDI
EPHY_LED0_N_JTDO

MT7688K

54
53
52
51

47
46
49
48

45
44
43
42


39
37
41
40

TXON0
TXOP0
RXIN0
RXIP0


Shanghai High-Flying Electronics Technology Co., Ltd



Title MT7688K Ethernet			
Size B	Document Number MT76288K Ethernet-E.SCH	Drawn	Rev 2.0
Date:	Wednesday, May 18, 2016	Sheet 6 of 8	





Connect pin91/92 to C89/C91 GND pin with independent GND trace first (as short as possible) then connect to other GND plane



Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)



Shanghai High-Flying Electronics Technology Co., Ltd



Title Config			
Size A4	Document Number Config.SCH	Drawn	Rev 2.0
Date: 2	Wednesday, May 18, 2016	Sheet 8	of 8